


Clock Diagram

Vinafix.com



DELL INC.	
Title CLOCKS	
DWG NO D7	Rev A00
Date: Monday, July 27, 2015	Sheet 3 of 86

Vinafix.com



Title

Interrupt & PME

DWG NO

D7


Rev

A00

Date: Monday, July 27, 2015 Sheet 8 of 86

20140520 Need check Debug port PDG

20140519 Follow CRB0.5 and PDG0.7



Intel MCP XDP Debug Connector

PREQ# and PRDY# MUST be routed in this order: Debug Port -> CPU -> PCH-H.
place R148, R149 close to CPU

20140520 Follow CRB0.5 and PDG0.7

CRB is dummy R148, R149
PDG is Pop R148, R149

20140520 Follow CRB0.5 and PDG0.7

Need to connect to PCH JTAG pin

20140519 Follow CRB0.5 and PDG0.7

Note :
VCCST Power Gating (Q1) implemented : XDP_PRESENT# need connect to Q1.G with a inverse logic.



Vinafix.com

Intel PCH XDP Debug Connector



Project	
Spitfire	V
Scorpion	V
Toledo	V



Title	
CPU	
DWG NO	Rev
D7	X02
Date: Monday, July 27, 2015	
Sheet 12 of 88	

Vinafix.com

Intel PCH XDP Debug Connector



Project	
Spitfire	V
Scorpion	V
Toledo	V



Title	
CPU	
DWG. NO	Rev
D7	A00
Date: Monday, July 27, 2015	
Sheet 16 of 86	

Vinafix.com

Intel PCH XDP Debug Connector



Project	
Spitfire	V
Scorpion	V
Toledo	V



Title	
CPU	
DWG NO	Rev
D7	A00
Date: Monday, July 27, 2015 Sheet 17 of 88	

Vinafix.com

Intel PCH XDP Debug Connector



Project	
Spitfire	V
Scorpion	V
Toledo	V



Title	
CPU	
DWG. NO	Rev
D7	A00
Date: Monday, July 27, 2015 Sheet 18 of 88	

Vinafix.com

Intel PCH XDP Debug Connector



Project	
Spitfire	V
Scorpion	V
Toledo	V



Title	
CPU	
DWG. NO	Rev
D7	A00
Date: Monday, July 27, 2015	
Sheet 19 of 88	

Vinafix.com


Intel PCH XDP Debug Connector



Project	
Spitfire	V
Scorpion	V
Toledo	V



Title	
CPU	
DWG NO	Rev
D7	A00
Date: Monday, July 27, 2015 Sheet 20 of 88	



EPISI Interface

ESPI_IO[3:0]
ESPI_CLK
ESPI_CS#
ESPI_RESET#

LPC
RES place close to PCH within 2inch
P1V8_P3V3_PCH_GPPA
LPC : 3.3V
ESPI : 1.8V

When eSPI enabled,
all group A pins
operate at 1.8v

When LPC enabled,
all group A pins
operate at 3.3v


DELL INC.

Title
PCH

DWG NO
D7

Rev
A00

Date: Monday, July 27, 2015 Sheet 23 of 86



Vinafix.com

Intel PCH XDP Debug Connector



Project	
Spitfire	V
Scorpion	V
Toledo	V



Title	
CPU	
DWG. NO	Rev
D7	A00
Date: Monday, July 27, 2015 Sheet 30 of 88	

Vinafix.com

Intel PCH XDP Debug Connector



Project	
Spitfire	V
Scorpion	V
Toledo	V



Title	
CPU	
DWG. NO	Rev
D7	A00
Date: Monday, July 27, 2015 Sheet 31 of 88	

Vinafix.com

Intel PCH XDP Debug Connector



Project	
Spitfire	V
Scorpion	V
Toledo	V



Title	
CPU	
DWG. NO	Rev
D7	A00
Date: Monday, July 27, 2015 Sheet 33 of 86	

Vinafix.com

Intel PCH XDP Debug Connector



Project	
Spitfire	V
Scorpion	V
Toledo	V



Title	
CPU	
DWG NO	Rev
D7	A00
Date: Monday, July 27, 2015 Sheet 38 of 88	

Vinafix.com

Intel PCH XDP Debug Connector



Project	
Spitfire	V
Scorpion	V
Toledo	V



Title	
CPU	
DWG. NO	Rev
D7	A00
Date: Monday, July 27, 2015 Sheet 40 of 88	

Vinafix.com

Intel PCH XDP Debug Connector



Project	
Spitfire	V
Scorpion	V
Toledo	V



Title	
CPU	
DWG NO	Rev
D7	A00
Date: Monday, July 27, 2015 Sheet 41 of 88	

Vinafix.com

Intel PCH XDP Debug Connector



Project	
Spitfire	V
Scorpion	V
Toledo	V



Title	
CPU	
DWG NO	Rev
D7	A00
Date: Monday, July 27, 2015 Sheet 43 of 86	

Vinafix.com

Intel PCH XDP Debug Connector



Project	
Spitfire	V
Scorpion	V
Toledo	V



Title	
CPU	
DWG NO	Rev
D7	A00
Date: Monday, July 27, 2015	
Sheet 48 of 88	

Vinafix.com

Intel PCH XDP Debug Connector



Project	
Spitfire	V
Scorpion	V
Toledo	V



Title	
CPU	
DWG NO	Rev
D7	A00
Date: Monday, July 27, 2015 Sheet 50 of 86	

